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     Abstract—When designing an inverter, an engineer often 
needs to select and predict the efficiency beforehand. For the 
standard inverters, plenty of researches are analyzing the power 
losses and also many software tools are being used for efficiency 
calculation. In this paper, the efficiency calculation for non-
conventional inverters with special shoot-through state is 
introduced and illustrated through the analysis on a special two-
level three-phase quasi-soft-switching inverter. Efficiency 
comparison between the classical two-stage two-level three-
phase inverter and the two-level three-phase quasi-soft-
switching inverter is carried out. A 10 kW/380 V prototype is 
constructed to verify the analysis. The experimental results show 
that the efficiency of the new inverter is higher than that of the 
traditional two-stage two- level three-phase inverter. 
Keywords- Efficiency, shoot-through, reverse recovery, quasi-
soft switching, ZVS.  
I. INTRODUCTION  
Recently, the solar photovoltaic and other regenerative 
power systems have attracted much attention due to the 
renewable character [1] [2]. The DC output voltage for these 
regenerative power systems may vary greatly, for example, 
from 300V to 800V for a PV panel system under the different 
temperature conditions [3]. A traditional two-stage two-level 
three-phase inverter with a boost DC/DC converter as shown 
in Fig. 1 (named as Topology A) has been widely applied in 
the industry due to its simple structure and high reliability [4]. 
The power losses of this inverter depend much on the 
performance of the devices. High efficiency can be achieved 
by using full silicon carbide or gallium nitride devices, but it 
results in the high cost. 
 
Fig. 1. A traditional two-stage two-level three-phase inverter (Topology A). 
     Combined with the characters of the voltage source inverter 
and the current source inverter, the Z-Source Inverter (ZSI) 
was proposed [5]. Since the number of the power 
semiconductors has been saved and the ZSI has the 
outstanding character of immunity to the electromagnetic 
interference, theoretically, the reliability of the ZSI may be 
higher than other two stage power inverters. However, the 
efficiency of this type inverter is still for discussion, e.g., [6] 
and [7] showed that the efficiency of the ZSI was not as high 
as the traditional two stage two-level three-phase inverter, but 
[8] showed that the efficiency of the Quasi-ZSI was high. For 
the standard inverters, many papers analyze the efficiency in 
detail [9], [10]. However, till now, few documents have 
provided the formulations in predicting the efficiency of the 
inverter with special shoot-through state in detail. 
For the two-stage inverter as shown in Fig. 1, the power 
loss caused by the reverse recovery of the diodes (e.g. the 
diode VDa1 of Boost DC-DC stage) is high, if the silicon diode 
is used [9]. In order to achieve a good efficiency with low 
cost, a two-level three-phase quasi-soft-switching inverter was 
proposed [11], which is based on the traditional inverter with 
an extra auxiliary circuit composed of a small inductor, a 
diode and a switch as shown in Fig. 2 (named as Topology B). 
With proper control scheme, the inverter can alternate 
between the voltage source inverter and the current source 
inverter to reduce the reverse recovery power losses of both 
two power stages and so that achieve more soft- and quasi-soft 
switching transitions. Furthermore, unlike other traditional 
resonant soft-switching inverters, the soft- and quasi-switching 
states are independent of the variation of the parameters. 
 
Fig. 2. A two-level three-phase quasi-soft-switching inverter (Topology B) 
[11]. 
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 This paper focuses on the efficiency analysis of this 
special two-level three-phase quasi-soft-switching inverter. A 
guideline for the efficiency calculation for this inverter with 
special shoot-through state is presented in detail. Power loss 
calculation of the traditional two stage inverter is introduced 
with the Space Vector Pulse Width Modulation (SVPWM) 
first.  Then, the shoot-through state of the special inverter is 
considered and its effect on the power loss is analyzed. Last, 
the calculated efficiency and the power loss distributions of 
the two topologies are given. Experiments on a 10 kW 
prototype are carried out to verify the calculations done.  
II. EFFICIENCY ANALYSIS OF TRADITIONAL INVERTER 
During the calculations, the characters of all switches are 
assumed to be the same, the switching frequency fs of all 
switches is the same and the switching time is Ts which is 
equal to1/ fs.  
A. Power losses in the boost power stage 
       As shown in Fig. 1, the first power stage of Topology A 
is composed of a DC/DC boost converter. 
1) Conduction power losses of Diode VDa1 and IGBT VTb 
The current of inductor L1 flows through VTb when VTb is 
on and freewheels through VDa1 while VTb is off. The 
conduction power loss of VDa1 and VTb can be calculated as,  
1d_con1 F L b(1 )P V I D                                 (1) 
1igbt_con1 CEsat L bP V I D                                 (2) 
where Db is the duty cycle of VTb, VF is the average forward 
voltage drop of VDa1, VCEsat is the collector-emitter saturation 
voltage drop of VTb, and IL1 is the average current of inductor 
L1. VF and VCEsat are related to the junction temperature and 
the forward conduction current of diode and IGBT.  
2) Power losses caused by the reverse recovery of Diode 
VDa1 
When the diode transits from the conduction state to the 
blocking state, the stored charge needs to be discharged. If the 
diode suffers the reverse voltage, it will cause reverse 
recovery power loss which is related to the collector-emitter 
voltage drop, the forward current, the junction temperature 
and the driving characteristics. The reverse recovery power 
loss of VDa1 can be calculated as 
rec1 rr sP E f                                               (3) 
where Err is the reverse recovery energy loss per switching.  
3) Power losses caused by turn-on and turn-off of IGBT VTb 
The turn-on/off power loss of VTb can be calculated as, 
turn_on1 on sP E f                                             
(4) 
turn_off1 off sP E f                                            
(5) 
where Eon and Eoff  are the turn-on and the turn-off energy loss 
per switching.  
     Err, Eon and Eoff   can be gotten from the datasheet of the 
module.  They are different with the current, the voltage of the 
DC bus and the characters of the driver. In order to get a more 
accurate calculation result, the data fitting should be carried 
out. 
4) Power losses caused by the choke L1 
The power loss of the filter choke L1 is composed of the 
core power loss and the conducting power loss of the coil. The 
detailed power loss calculation will not be discussed in this 
paper but the calculation method in [12] is used.  
B. Power losses in the second power stage 
As shown in Fig. 1, the second power stage is just a two-
level three-phase half bridge inverter. Power loss of the 
inverter depends on the modulation method and the power 
factor of the load current [10], when the other parameters and 
conditions are set. In this paper, the SVPWM scheme is 
adopted and the power factor is assumed to be unity. The 
distribution of the voltage vector states is shown in Fig. 3. The 
power losses in sector 1 is used to predict the total power 
losses, assuming that the output currents (shown in Fig.2) of ia, 
ib and ic are 2 cos( )oI  , o2 cos( 120 )
oI    and 
o2 cos( 120 )
oI   respectively. 
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Fig. 3. Voltage vector states distribution. 
The duty cycles of the upper switches (VT1, VT3 and VT5 as 
shown in Fig. 1) can be derived as, 
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where Vm is the amplitude value of phase voltage and θ is the 
sampling angle. 
1) Conduction power losses of Diode and IGBT 
Since the output current is sinusoidal, the conduction 
power losses should be calculated by integrating the 
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instantaneous value of the current and the voltage. The total 
conduction power losses of the diodes of the second power 
stage, Pd_con, can be calculated as, 
3
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6
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(7)
 
where Pd_con_1, Pd_con_2 and Pd_con_3 are the conduction power 
losses of diodes of the first bridge, the second bridge and the 
third bridge as shown in Fig. 1 respectively. 
In the similar way, the conduction power losses of IGBTs, 
PIGBT_con, can be calculated as, 
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(8). 
where PIGBT_con_1, PIGBT_con_2 and PIGBT_con_3 are the conduction 
power losses of IGBTs of the first bridge, the second bridge 
and the third bridge respectively. 
2) Power losses caused by reverse recovery 
    Since one reverse recovery takes place for every bridge 
during one duty-cycle, the reverse recovery power losses of 
the second power stage,  Prec_2, can be calculated as, 
rec2 3 rr sP E f                                    (9) 
3) Switching Power losses caused by turn-on and turn-off 
Similar, the switching power losses can be calculated as, 
turn_on2
turn_off2
3
3
on s
off s
P E f
P E f
  
  
                           (10). 
4) Power losses caused by the choke Lo 
Similarly, the power loss calculation method in [12] is 
used and not introduced in this paper.  
III. POWER LOSS DIFFERENCE BETWEEN TOPOLOGY B AND 
TOPOLOGY A 
 
Fig. 4.  Operating sequence of Topology B. 
Fig. 4 shows the basic operating sequence of Topology B, 
where VgsTX is the drive signal of switch VT1~VT7, VTb. The 
detailed operation principle of the special two-level three-
phase quasi-soft-switching inverter was introduced in [11]. 
Here, the character of Topology B is summarized in the 
followings, 
Topology B has a special shoot-through state. The shoot-
through time, Tst, is the time when VT1~VT6 all are on. The 
shoot-through time begins after the auxiliary switch, VT7, turns 
off, ensuring that VT1, VT3, VT5 turn on in the quasi Zero 
Current State (ZCS)  , and ends before VT7 turns on, ensuring 
that VT7 turns on in the Zero Voltage State (ZVS). Tst is 
divided into two parts as shown in Fig. 4. 
VT7 turns on and turns off in the ZVS. VTb turns on in the 
ZVS. VDa1 recovers in the ZVS. 
As shown in Fig. 4, the time period between t1 and t2 is 
assumed to be small and do not affect the efficiency 
calculations. 
The power loss calculation is similar to Topology A. In 
this paper, the power loss difference between Topology B and 
Topology A is highlighted.  
A. Power loss difference in the first power stage  
1) Less power losses 
Compared with the power losses of Topology A, the main 
power loss difference in the first power stage is that the 
reverse recovery power losses of VDa1 and the turn-off power 
loss of VTb are eliminated, and which have been calculated in 
(3) and (5). 
2) Added power losses 
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The auxiliary circuit will introduce the extra conduction 
power losses of VDA2, VD7 and VT7. 
a) Conduction power loss of Diode VDa2 
The conduction power loss of VDa2 can be calculated as,  
2d_con1_added_1
st fr
F L
s
T T
P V I
T

                            (11) 
where IL2 is the average current of L2 during the shoot-through 
state and the discharging of L2, Tst is the shoot-through time, 
and Tfr is the discharging time of L2, which can be calculated 
with Tst, L2, Vin and the voltage across  the DC capacitor. 
b) Conduction power loss of Diode VD7 
The total conduction losses of VD7 can be calculated as 
D7d_con1_added_2 V
.FP V I                                  (12) 
where IVd7 is the average currents charging the DC capacitor 
through VD7. 
c) Conduction power loss of IGBT VT7 
Similarly, the conduction power loss of VT7 caused by the 
current discharging the capacitor can be calculated as, 
CEsat T7igbt_con1_added V
.VP V I                                   (13) 
where IVT7 is the average current discharging the DC capacitor 
following through the VT7. 
         Note that (12) and (13) are simplified expressions. The 
detailed formulations for calculating the average values of the 
currents charging and discharging the DC capacitor are quite 
complicated. In the real application, the simulated values may 
be suggested to be used directly. 
B. Power loss differnce in the second power stage 
1) Less power losses  
During the shoot-through time, since VT7 is off, the 
switches of VT1, VT3 and VT5 will turn on in the quasi-soft-
switching period. The related reverse recovery power losses 
saved can be calculated as, 
3
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(14) 
where k is the parameter, describing the extent of that soft-
switching can be achieved.  
The related turn-on power losses saved can be calculated as  
turn_on2_saved 1.5 on sP k E f                                (15). 
According to [13], a 3.6 µH inductor in the power loop can 
save 85% of the turn-on power losses.  
2) Added power losses 
      Compared with Topology A, the additonal power losses 
in the second power stage of Topology B are the conduction 
losses due to the shoot-through operation. 
      Assuming that during the shoot-through operation, the 
current of L2 is divided equally by the three bridge and the 
output current of each phase is halved by the two switches of 
each bridge. The current of L2 can be calculated as, 
2 st
2
( )       (0 )inL
V
i t t t T
L
                    (16) 
a) In the first bridge 
 
Fig. 5. Currents in the first bridge during the shoot-through in the sector 1. 
    Fig. 5 shows the currents of the first bridge during the 
shoot-though in sector 1. If the one third of the peak current of 
L2 is larger than the half of the peak value of the output 
current, compared to Topology A, the additional conduction 
power losses of diode and IGBT can be calculated as 
followings,  
23
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 (18)  
where iL2(t) is the current of L2 during the shoot-through. T1 
is the time when the one third current of L2 is equal to the 
half of load current, 0.5Io cos(θ). T1 can be calculated as,  
1 1
2
1 cos( )2         0
1
3
o
st
in
I
T T T
V
L

  

                  (19). 
     
If one third of the peak current of L2 is smaller than half of 
the peak value of the output current, the formulations for 
calculating the power losses of diode and IGBT are quite 
complicated, due to that more considerations should be taken. 
In this paper, the calculations are based on that one third of the 
peak current of L2 is higher than half of the peak value of the 
output current.
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b) In the second bridge 
 
                           (a)                        (b)  
Fig. 6. Currents in the second bridge during the shoot-through in sector 1 
(a) 0<θ<π/6, (b) π/6<θ<π/3. 
    Fig. 6 shows the currents of the first bridge during the 
shoot-though in sector 1. During 0<θ<π/6, the output current 
is negative and during π/6<θ<π/3, it is positive as shown in 
Fig. 6 (a) and Fig. 6 (b) respectively. During the shoot-through, 
the power loss difference in the second bridge can be 
calculated as (20) and (21) respectively, 
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where T2 is the time when one third of the current of L2 is 
equal to the half of the load current, 0.5|Io cos(θ-π/3)|, which 
can be calculated as,  
2 1
2
21 cos( )2 3         0
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T T T
V
L
 
  

                         
(22) 
c) In the third bridge 
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i (t)/3L2
 
Fig. 7. Currents in the third bridge during the shoot-through in the sector 1. 
      Fig. 7 shows the currents of the third bridge during the 
shoot-through in sector 1. The output current of ic is injected 
into the third bridge. During the shoot-through, the power loss 
difference in the third bridge can be calculated as (23) and (24) 
respectively, 
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where the T3 is the time when the one third current of L2 is 
equal to the 0.5Io |Io cos(θ+π/3)|, which can be calculated as,  
3 1
2
21 cos( )2 3         0
1
3
o
st
in
I
T T T
V
L
 
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
          (25). 
     Base on the power loss calculation of Topology A, the 
total power losses of Topology B can be calculated with the 
expressions of (11)-(25). 
IV.  CALCULATED LOSSES AND EXPERIMENTAL 
VALIDATION 
  The power loss is calculated under the conditions that fs = 
15 kHz, L1=1.2 mH, L2=0.1 mH, Lo=1.6mH, Co=10 µF, the 
phase to phase output AC voltage is 380V and the rated output 
power is 10 kW.  
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(b)  
Fig. 8. Power loss distribution when Vin= 430 V and Po = 10 kW, (a) of 
Topology A, (b) of Topology B. 
Fig. 8 shows the calculated power losses of two topologies 
while the input DC voltage is 430 V and Po is 10 kW (not 
including the power losses of control circuits). It can be seen 
that the total power losses of Topology B are 71W smaller 
than that of Topology A, mainly due to the improved reverse 
recovery power losses and the extra soft- and quasi-soft- 
switching states. 
 
Fig. 9.  Calculated Efficiency versus input DC voltage of Topology A and 
Topology B. 
Fig. 9 shows the calculated efficiency versus the input 
voltage for both inverters under the condition of rated load. It 
can be seen that the higher input DC voltage, the higher 
efficiency, and the calculated efficiency of Topology B is 
about 0.6% higher than that of Topology A under the 
conditions that the modules of SKM50GB12T4 are adopted 
for main switches and VT7. 
  In order to verify the theoretical analysis, a 10 kW 
prototype is constructed. The parameters are the same as those 
for the calculation. A DC source (Chroma 62120) provides the 
DC power and Yokogawa WT1600 is used to measure the 
efficiency. The photo of the prototype is shown in Fig. 10.  
 
 
Fig. 10. Photo of a 10 kW experimental prototype. 
 
Fig. 11.  Measured efficiency versus input DC voltage of Topology A and 
Topology B. 
Fig. 11 shows the measured efficiency versus the input DC 
voltage for both inverters.  
Comparing Fig. 9 with Fig. 11, one can see that the basic 
characteristic of the measured efficiency is much similar to the 
characteristic of the calculated efficiency. However, the 
measured efficiency of Topology B is lower than the 
calculated efficiency, mainly due to the reasons that since the 
data from the datasheet are not enough, only data for the 
junction temperature conditions of Tj = 25
oC or 150oC can be 
obtained directly, and the deviation included the forward 
voltage drop of diode, the collector-emitter saturation voltage 
drop of IGBT and the reverse recovery power loss of diode 
may take place.  
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Fig. 12.  Output voltages and current of ia on the load of Topology B. 
 
Fig. 13.  Measured peak efficiency  of Topology B when Vin = 417 V. 
      Fig. 12 shows the measured output voltages and current of 
Topology B. Fig. 13 shows that for the Topology B, the 
measured peak efficiency reaches to 97.1% when the input DC 
voltage is about 417 V and the output power is about 4 kW.   
V. CONCLUSIONS 
In this paper, an efficiency analysis method for the two-
level three-phase quasi-soft-switching inverters with the 
special shoot-through state is introduced. An efficiency 
comparison between the traditional two-stage two-level three-
phase inverter and the new inverter has been carried out. It can 
be seen that compared with the traditional inverter, the new 
inverter can improve the efficiency by about 0.6% in a wide 
range of input DC voltage.  
A 10 kW experimental prototype has been designed and 
realized. The basic characteristic of the measured efficiency is 
much similar to the calculated efficiency. However, the 
measured efficiency of the new inverter is lower than the 
calculated efficiency, mainly due to the fact that the 
performance of the auxiliary switch is poor than expected.  
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